

- Q1
- Differentiate sequential dataflow, structural & behavioural modelling styles in
 - Explain surface inversion condition in MOS structure with help of band diag
 - Explain latch up in CMOS.
 - Design NMOS ckt $F = \overline{X}YZ + \overline{X}Y\overline{Z} + \overline{X}\overline{Y}$ and also draw stick diagram.

Q2)

- Explain FPGA architecture. Also explain the config logic block (CLB) & I/P, O/P block of XC400 (15)
- VHDL code for 2:4 decoder using process statement. (5)

Q3)

- Differentiate const volt & const field scanning (10)
- Consider CMOS system with following parameter
 $t_{ox} = 200 \text{ Å}$, $\phi_{GC} = -0.85$, $NA = 2 \times 10^{15}/\text{cm}^3$, $\sigma_{ox} = q \times 2 \times 10^{-10}/\text{cm}^2$, $\epsilon_{ox} = 3.97 \text{ } \epsilon_0$
 $\epsilon_{si} = 11.7 \text{ } \epsilon_0$, $T = 300^\circ\text{K}$, $\epsilon_0 = 8.85 \times 10^{-14}$. Determine V_{TO} under zero bias at R.T.

Q4)

- Explain photolithography.
- Explain following semiconductor manufacturing process
(i) Oxidation (ii) Diffusion (iii) Ion implantation.

Q5

- Write a VHDL code for 4 bit up-down counter.
- Explain the terms noise immunity & noise margin w.r.t CMOS circuit.

Q6

- Design CMOS ORT $Z = \overline{A(D+E)} + BC$
- Draw voltage transfer ckt's of following inverter:
(i) Resistive load Inverter.
(ii) Inverter with E-nMOS as pull-up.
(iii) Inverter with D-nMOS as pull-up.
(iv) CMOS Inverter.

- Q7
- Draw ckt-diag stick & layout of z/p NOR using CMOS (15)
 - Explain hot-electron effect.