

- Q1) a) Differentiate sequential dataflow, structural & behavioural modelling styles in
 b) Explain surface inversion condition in MOS structure with help of band diag
 c) Explain latch up in CMOS.
 d) Design NMOS ckt $F = \bar{X}YZ + \bar{X}Y\bar{Z} + \bar{X}\bar{Y}$ and also draw stick diagram.

Q2)

- a) Explain FPGA architecture. Also explain the config logic block (CLB) & I/P, O/P block of XC4000 (15)
 b) VHDL code for 2:4 decoder using process statement. (5)

Q3)

- a) Differentiate const volt & const field scanning (10)
 b) Consider CMOS system with following parameter,
 $t_{ox} = 200 \text{ \AA}$, $\phi_{GC} = -0.85$, $N_A = 2 \times 10^{15} / \text{cm}^3$, $Q_{ox} = q \times 2 \times 10^{10} / \text{cm}^2$, $\epsilon_{ox} = 3.97 \epsilon_0$
 $\epsilon_{Si} = 11.7 \epsilon_0$, $T = 300^\circ \text{K}$, $\epsilon_0 = 8.85 \times 10^{-14}$. Determine V_{TO} under zero bias at R.T.

Q4)

- a) Explain photolithography.
 b) Explain following semiconductor manufacturing process
 (i) Oxidation (ii) Diffusion (iii) Ion implantation.

Q5

- a) Write a VHDL code for 4 bit up-down counter.
 b) Explain the terms noise immunity & noise margin w.r.t CMOS circuit.

Q6

- a) Design CMOS ckt $Z = \overline{A(CD+E)} + BC$
 b) Draw voltage transfer ckt of following inverter:
 (i) Resistive load Inverter.
 (ii) Inverter with E-bMOS as pull-up.
 (iii) Inverter with D-nMOS as pull-up.
 (iv) CMOS inverter.

Q7

- a) Draw ckt diag stick & layout of 2:1/p NOR using CMOS (15)
 b) Explain hot-electron effect.