	N.B.	(1) Question No. 1 is compulsory.	
		(2) Attempt any four questions from remaining six questions.	
		(3) Draw neat labelled diagrams wherever necessary.	
		(4) Assumptions should be clearly stated.	
		(4) Assumptions should be eleury stated.	
1.	(0)	What is Scaling? State advantages and disadvantages of scaling.	20
		State the features of VHDL.	
	200		
		Explain Latch up in CMOS.	
	(a)	Implement the following function using CMOS technology:-	
		$F_{+} = XYZ + XW$	
0	(a)	Explain the FPGA architecture. Also explain the Configurable Logic Block (CLB)	10
2.	(a)		·u
	20.5	and Input Output Block (IOB) of XC400.	4.0
	(p)	Explain advantages and disadvantages of ion implantation over diffusion.	10
3.	(a)	Write VHDL Code for 4 bit full adder.	10
200			10
	1.0		
4.	(a)	Derive Noise Margin parameters (NMH and NML) for resistive load MNOS inverter.	10
			10
5.	(a)		10
		(i) t _{OX} = 200 A*	
		(ii) $\phi_{GC} = -0.85$	
		(iii) $N_A = 2 \times 10^{15} \text{/cm}^3$	
		(iv) $Q_{OX} = q \times 2 \times 10^{11} \text{c/cm}^2$	
		(v) $\varepsilon_{OX} = 3.33 \varepsilon_0$	
		(vi) $\varepsilon_{si} = 11.4 \varepsilon_0$	
		(vii) T = 300°K	
		(viii) $\varepsilon_0 = 8.85 \times 10^{-14}$	
		Determine threshold voltage V _{to} under zero bias at room temperature.	
	(b)		10
	(0)	Explain Moor ET capacitance in octain.	
6.	(a)	Draw the stick diagram and layout of 2-I/p NAND gate using CMOS.	10
		~ DEFO HER PERCHAPATE CONTROL CONT	10
	(0)	(i) Resistive Load Inverter	
		(iii) CMOS Inverter.	
7.	W	ite short notes on the following :	20
	141	(a) Channel Length Modulation	
		- 100 - GRANDER BURNER - 100 -	
		(c) Design rules and layout for CMOS	
		(d) Thermal oxidation.	